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Abstract
GATeL proposes a testing environment for Lustre/Scade programs. Its main component is a resolution
procedure based on a CLP interpretation of its input language. This paper presents a two-tier extension of
GATeL in order to take into account state-machines descriptions. This extension relies on a compilation of
these constructs into multi-clocked expressions. Our ﬁrst contribution is a deﬁnition of explicit constraints
to manage the clock type hierarchy in GATeL. The second one is the deﬁnition of constraints reﬂecting
properties of state-machines built by the Scade compilation schema.
Keywords: Reactive systems, State-Machines, Test Generation, Constraint Logic Programming
1 Introduction
GATeL [3,16] belongs to the family of CLP-based test generation tools [2, 5, 11,13,
19, 21]. It allows the generation of complex test sequences for programs developed
with Lustre [7] and its industrial implementation Scade. Such automatic generation
tools are of great interest in the context of certiﬁcation processes imposed to these
programs (DO-178B, IEC-61508), and complementary to existing model-checking tech-
niques [4, 18, 20]. The latest version of the language, Scade 6 [12], embodies a well
known feature of I&C programs: their decomposition into diﬀerent modes. Modes
are represented at a high level using state-machines [15]. Currently, GATeL can only
manage such state-machine descriptions through systematic boolean encoding [1].
The transition relation being hidden by the encoding, this solution is not eﬃcient.
1 This work is supported by project ANR-07-TLOG-019 and IRSN nuclear safety agency.
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However, for code generation purposes, Scade’s state machine constructs are com-
piled onto an intermediate multi-clocked language [8]. This compilation process
provides a structure to identify states and transition relations of automata in terms
of clocked ﬂows. Due to its proximity to the input language of GATeL, we there-
fore decided to handle this intermediate language and its multi-clocked operators.
One way to tackle these new operators would be to deﬁne their CLP interpretation
by a combination of existing single-clock operators. But this simulation also loses
the information provided by the strong clock typing, and therefore is not eﬃciently
handled by GATeL. Our claim is that exploiting clock types and operators within
GATeL makes it possible to address realistic state-machine speciﬁcations, which in-
cludes Scade 6 models, but also clock-based translations from other block-diagram
models (e.g., Stateﬂow/Simulink [6]).
The contribution of this paper is twofold: ﬁrst, it describes an extension of GA-
TeL for these new multi-clocked operators, then it proposes some improvements
based on the compilation process to reﬁne state-machine constraints. We ﬁrst
present the Lustre language and its associated notion of clocks in Section 2. A
glimpse of the translation process between state-machines and a clocked program
is then given. Section 3 introduces the basic mechanisms used in GATeL, then
presents the major updates used for the clock extension. The next step is the deﬁ-
nition of speciﬁc state-machine deduction rules in Section 4. Finally, in Section 5, a
case study based on a simpliﬁed Cruise Control model demonstrates the eﬃciency
of our proposal compared to the ﬁrst two solutions.
2 The State Machine Extension of Lustre
Lustre Acts on Flows.
Lustre belongs to the synchronous data-ﬂow family of languages used for the
description of critical reactive systems. The basic structuring unit, called a node,
allows to declare inputs and outputs with their type (int, real, bool, or user deﬁned
enumerated type), and gives for each output a value computed accordingly to its
deﬁning equation. Each iteration of the reactive loop consists in reading sensor
values as inputs, then computing outputs. Any Lustre expression thus denotes an
inﬁnite data ﬂow: the constant 3 corresponds to the ﬂow (3,3,3...), the expression
A + B to the ﬂow (A0 + B0, A1 + B1, ...). Since Lustre follows the synchronous
hypothesis, at each instant of the loop all ﬂows have the same length. Most of the
time, Lustre is used to model closed-loop programs: outputs are actuator commands
that will inﬂuence next sensor values. It is then necessary to refer to past values in
order to model complex behaviours. The synchronous hypothesis allows to uniquely
refer to the past value of a ﬂow: pre(X) = (nil,X0,X1, ...). In order to prevent the
undeﬁned nil value, this operator must be protected by an initialisation one: A ->
B = (A0, B1, B2, ...). Usual boolean (and, ≤,...) and arithmetic (+,-,...) operators
are also available to deﬁne output expressions.
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h t f t f t f t
a a0 a1 a2 a3 a4 a5 a6
b b0 b1 b2 b3 b4 b5 b6
a when (h,t) a0 a2 a4 a6
pre(a when (h,t))) nil a0 a2 a4
pre(a) when (h,t) nil a1 a3 a5
merge(h;a when (h,t);b when (h,f)) a0 b1 a2 b3 a4 b5 a6
Fig. 1. Execution traces for clocked ﬂows.
Flows Can Be Clocked.
The other fundamental notion of the Lustre kernel is its ability to design compu-
tations rated by clocks. Clocks allow to relax the synchronous hypothesis in a safe
way: ﬂows can have diﬀerent lengths, but this desynchronisation only occurs in a
limited way, precisely described by dedicated operators. Table 1 illustrates a clocked
execution. A ﬂow can be sampled with a when operator: X when (Y, v). When Y
evaluates to v, the ﬂow expression evaluates to X; otherwise it has no value. Point-
wise application of standard operators is extended so that it only holds for ﬂows
of the same rate. A clock calculus is then deﬁned following [10] in order to assign
each expression with a clock type. Thus, the expression “a+(a when (h,t))” cannot be
evaluated since its operands do not have the same clock type. The logical time rep-
resented by the successive iterations of the reactive loop deﬁnes the base clock. All
other clock types are derived from this base clock through the sampling operator.
Only boolean or enumerated identiﬁers are allowed for the sampling clock Y and v
is a value belonging to its data type. Finally, ﬂows on complementary clocks (i.e.,
that rely on the same identiﬁer but cover all the possible values of its data type) can
be recombined using the merge operator. Note also the subtle distinction between
the two pre expressions: the ﬁrst one evaluates the pre only when h takes the value
t, while the second evaluates the pre at every cycle, then samples the results when
h is t.
Designing Control with Clocks.
One of the major drawbacks of data-ﬂow languages is that they provide poor
help in the deﬁnition of control structures. However, most reactive systems require a
mix of control structures and data-ﬂows (e.g., diﬀerent equations deﬁning an output
for each running mode). We consider the Scade 6 version of automata constructs,
based on a conservative clocked extension of data-ﬂows [8], for which two major
design rules are ensured: at each cycle, there is only one active state and one ﬁred
transition. An important feature is that state-machines can be hierarchical: the
body of a state can itself be deﬁned as a state-machine.
Let us consider the state-machine in Figure 2 that deﬁnes some output out with
respective expressions EA, EB , EC . Bold edges correspond to strong transitions,
that is those that may be triggered according to conditions on current inputs and
all preceding values. Dashed edges correspond to weak transitions that can be
triggered, assuming no strong one was ﬁred during the current cycle, according to
conditions on any input and output. The revised compilation process ﬁrst deﬁnes
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o=EA o=EB
o=EC
Sel A B C A
Act B B A B
Nxt B C A B
out EB EB EA EB
Fig. 2. A state machine
an enumerated type that represents the states (one enumerator per state). Three
ﬂows based on this type are created to carry out the dynamic semantics of the state-
machine: at each cycle Sel identiﬁes the state which can trigger strong transitions,
Act the one which evaluates state bodies and may trigger weak transitions, and
Nxt which deﬁnes the next selected state. In a state-machine without any strong
transitions, we thus get Act=Sel; and reciprocally Act=Nxt if no weak transition
occurs. These three ﬂows are automatically deﬁned from the structure of the state-
machine.
Sel = A -> pre(Nxt);
Act = merge(Sel;B when (Sel,A);B when (Sel,B);A when (Sel,C));
Nxt = merge(Act;A when(Act,A);(if Sel=A then B else C) when(Act,B);
C when(Act,C));
out = merge(Act;EA when (Act,A);EB when (Act,B);EC when (Act,C));
Sel is deﬁned as the initial state (here A) at the ﬁrst cycle and as the previous
value of Nxt otherwise. Act is deﬁned by a merge on Sel, and covers for each state
the possible strong transitions. Nxt is deﬁned by a merge on Act and considers
weak transitions (here only in state B) when no strong one was ﬁred at the same
cycle. Outputs of the state machine are then deﬁned by a merge on Act, gathering
all deﬁning expressions into a single one. Since each expression has a diﬀerent clock
type, the clock calculus ensures that at most one expression is computed within a
cycle. Assuming that all transitions are unconditional in our example, one gets the
execution of the table above.
3 A Multi-Clock Extension for GATeL
GATeL [3, 16] is a testing tool based on a dedicated resolution procedure. This
procedure relies on an interpretation of Lustre operators through constraints pro-
gramming. A ﬁrst possible way to manage the clocked extension is to simulate
the behaviour of when, merge, pre and -> by a combination of single-clock ex-
isting ones. For instance, X when (Id, v) can be simulated by if Id=v then X
else (default -> pre X), returning a default value when its clock has never been
present and maintaining the previous value since the last occurrence of its clock.
This simulation exactly matches the original expression on each instant of the clock
(Id, v). However, as it will be illustrated in Section 5, the CLP interpretation of
this simulation is less eﬃcient than a direct interpretation of these operators.
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Internal Representation
Given a Lustre model and a reachability objective, GATeL automatically gen-
erates a sequence of inputs leading to this objective. The reachability objective is
described as a boolean Lustre expression. This objective is stated using a dedi-
cated directive, noted reach, which may be added in the body of a node. From a
testing description gathering the model with an identiﬁed root node, and a reach-
ability objective, GATeL ﬁrst compiles these elements into a static logic program
P = (Vars, E ,R). Vars is a set of Lustre identiﬁers relevant to the given objective,
E(Id) is a term corresponding to the deﬁning equation of output or local identiﬁer
Id ∈ Vars, R is a boolean term denoting the reachability objective. These terms
are naturally built over an abstract syntax reﬂecting all Lustre operators and log-
ical variables in place of Lustre identiﬁers. Each logical variable is interpreted in
the following domains, according to its associated Lustre type : bool in [f, t] ﬁnite
domain, int in standard interval integer arithmetic. real either in double precision
ﬂoating point interval arithmetic, or in real interval arithmetic, and enumerated
types in their corresponding ﬁnite domain.
Clock Hierarchy
The multi-clock extension of GATeL consists in the use of an explicit notion of
the clock types. Each Lustre identiﬁer Id in Vars and reachability objective R has
a clock type cl computed following the type system of [10], noted (H Id : cl). A
clock type cl is either the base clock base (representing the fastest ﬂow rate of the
program) or a Lustre ﬂow identiﬁer Id (the carrier ﬂow of the clock type) belonging
to an enumerated type, accompanied with its truth value v (the enumerator it relies
on):
cl ::= base | (Id, v)
Since the carrier ﬂow of a clock type may be deﬁned wrt. another clock type,
this deﬁnes a hierarchy of clocks representing a partial order on clock types. This
hierarchy H is synthesised by GATeL and added to the logical program P. The
root of H is the base clock type. Given the clock type cl of an expression X and
of the identiﬁer Id, X when (Id, v) sets (Id, v) as a sub-clock of cl. This hierarchy
is equipped with two navigation functions giving for each clock type cl its unique
ancestor cl+ and the set of its sub-clocks cl−. For a clock type cl, cl.id represents
its carrier ﬂow identiﬁer, and cl.v its truth value. By convention, base.id is equal
to base.v.
Resolution Engine
This program P is used by the main component of GATeL: its resolution engine.
The goal of this engine is to produce a matrix M whose rows are identiﬁers from
Vars and columns are cycles. For each known cycle C, M(Id,C) stores the logical
variable associated to Id whose domain is initialised according to its type. New cy-
cles are created on demand by the resolution engine, extending M accordingly. As a
standard CLP algorithm [14], the resolution engine alternates between deterministic
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and non-deterministic phases, the former being managed by a set of ﬁltering rules
based on the deﬁnition of Lustre operators (see section 3). These deduction rules
involve two notions of cycles. The ﬁrst one represents the current cycle C at which
an equation holds. The second one is a vector representing the highest known cycle
CM (cl) of each clock type cl in H. Cycle numbering is indexed on the base clock
numbering. A second vector of logical variables stores the status SM (cl) of each
highest known cycle. A status variable has for domain [init, non init]. These two
vectors will be useful to interpret the -> operator. The ﬁltering rules are denoted
following an usual logical notation Γ  Δ. Δ is a set of couples (Eq,C) of equation
Eq and cycle number C; Γ contains the matrix M, the two vectors CM and SM ,
together with S made of the residual triples (Eqi, Ci, Vi) whose couple (Eqi, Ci)
cannot be ﬁltered out by our dedicated rules due to the insuﬃcient information
carried out by the variables Vi. These triples correspond to the constraints that
remain to be solved.
The resolution algorithm ﬁrst initialises the environment with an empty matrix
M and residual store S; the highest known cycle CM of the base clock is set to zero
and its status SM is variable. It then starts by a ﬁrst deterministic phase launched
with (1) the clock type of the objective set to true, since the test sequence ends
when the objective is realised and therefore its clock must be present, and with (2)
the reachability objective set to true. The current cycle for these two equations
is zero, which represents the ﬁnal cycle of the sequence and the ﬁrst column of
matrix M. Cycles are numbered backward from the last cycle to an initial one.
The deterministic phase goes on until a ﬁx-point is reached over the set of ﬁltering
rules. Note that this ﬁltering may fail when detecting an unsatisﬁability. Then,
as with standard CLP algorithms, a variable is chosen among the ones occuring in
the remaining constraints, along with a value in its allowed domain. The ﬁltering
rules are applied until another ﬁx-point is reached. Any failure in the ﬁltering rules
cancels the previously made choice, by backtracking. In order to get a terminating
algorithm, global bounds on the length of the sequences (noted MaxC) and on the
numerical domains are positioned by the user. When the algorithm stops with no
solution (failure for each valuation of M), this only implies that there is no solution
within the user bounds.
Filtering Rules
The ﬁltering rules implement the operational semantics of the Lustre operators.
Rules are applied according to a selection strategy that chooses a couple (Eq,C)
from the current set Δ, then chooses a rule according to the head operator of the
right member of Eq. When no rule can be applied on a chosen equation, a generic
storing rule is applied:
H Eq : cl V ⊆ FreeV ars(Eq) ∪ SM (cl) Γ ∪ (Eq,C, V )  Δ
Γ  (Eq,C) ∪Δ
STORE
The constraint (Eq,C, V ) is added to the residual store S in Γ, waiting that a
domain reduction occurs on a set of variables V deﬁned as a subset of the free
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variables in Eq and the status of the clock type cl of the equation. Such a reduction
leads to the introduction of the couple (Eq,C) back in Δ. We present in the sequel
only rules involved in the management of the clock hierarchy. Those concerning
arithmetic and boolean operators are managed by a general CLP library (COLIBRI)
also used by other testing tools [2, 21].
Variables.
Rule VAR-I concerns input variables, while VAR-OL concerns output and local
ones.
H Id : cl Γ
′  {(cl.id = cl.v, C)} ∪Δ
Γ  (var(Id) = R,C) ∪Δ
VAR−I
H Id : cl Γ
′  {(cl.id = cl.v, C), (E(Id) = R,C)} ∪Δ
Γ  (var(Id) = R,C) ∪Δ
VAR−OL
where Γ′ is Γ with M(Id,C) uniﬁed with R and the clock hierarchy possibly up-
dated: if (Id,R) denotes a clock type inH, and its highest known cycle CM (Id,R) is
lower than C, then C becomes the new highest known cycle. The previous status is
instantiated to non init in order to inform residual constraints that could progress
with this information. A fresh variable is then created to denote the new status
SM (Id,R). Since a value for Id is needed at cycle C, its clock type is necessarily
present at the same cycle. The corresponding equation is added to Δ. Finally, in
rule VAR-OL, E(Id) is the deﬁning equation for identiﬁer Id. The update of global
parameter CM can then lead to a cascade of updates according to the following
properties:
Proposition 3.1
(i) ∀cl ∈ H CM (cl) ≤ CM (cl
+).
(ii) ∀cl ∈ H, SM (cl
+) = init ⇒ (CM (cl) < CM (cl
+) ∨ SM (cl) = init)
Indeed, the ﬁrst item states that the highest known cycle of a clock type cl must
always be greater than the highest known one for each of its sub-clocks cl′ ∈ cl−.
To ensure this invariant, our engine systematically propagates updates upward in
H. Moreover, the second item allows to instantiate the fresh status to init when
the status of the ancestor clock type is already set to init and its highest known
cycle is the same as the updated one.
Sampling and Reconstruction Operators.
The ﬁltering rule of thewhen operator simply traverses this operator. Note that
surprisingly, there is no need to ensure the presence of the clock type of X at cycle
C. This is a consequence of rules VAR and of the introduction of similar presence
condition for the reachability objective. This will be the same for any operator in
the sequel.
Γ  (X = R,C) ∪Δ
Γ  (X when cl = R,C) ∪Δ
WHEN
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The ﬁrst rule of the merge operator introduces the deﬁnition of the clock iden-
tiﬁer with a fresh variable R′, and tags the operator so that it is done only once.
The second rule states that if the clock identiﬁer is instantiated with a value vi at
cycle C, then the ﬁltering procedure switches to the corresponding expression.
Γ  {(var(Id) = R′, C), (merge′(Id; ...;Xi when cli; ...) = R,C)} ∪Δ
Γ  (merge(Id; ...;Xi when cli; ...) = R,C) ∪Δ
MER-I
M(Id,C) = vi cli = (Id, vi) Γ  (Xi when cli = R,C) ∪Δ
Γ  (merge′(Id;X1 when cl1; ...;Xn when cln) = R,C) ∪Δ
MER-S
{j | vj ∈ dom(M(Id,C)) ∧ Γ  (Xj , C) Rj ∧ dom(Rj) ∩ dom(R) = ∅}
Γ′  {(merge′(Id; ...;Xj when clj ; ..) = σR,C)} ∪Δ
Γ  (merge′(Id; ...;Xi when cli; ...) = R,C) ∪Δ
MER-R
The third rule is used to discard some branches of the merge when their domain
is incompatible with the domain of the result. Γ  (Xi, C)  Ri is a partial
evaluation of Xi at cycle C returning Ri. Γ
′ is the update of Γ where the domain
of M(Id,C) only contains valid vj values. Finally σR denotes the reduction of
dom(R) to dom(R) ∩ ∪jdom(Rj).
Temporal Operators.
The ﬁltering rules for the pre operator require an increment to deﬁne the cycle
at which its argument should be ﬁltered. Two cases are possible, depending on the
clock type of its argument.
H X : base Γ  (X = R,C + 1) ∪Δ
Γ  (pre X = R,C) ∪Δ
PRE-B
H X : (Id, v) C
′ = min(j | j > C ∧M(Id, j) = v) Γ  (X = R,C ′) ∪Δ
Γ  (pre X = R,C) ∪Δ
PRE-C
When considering only base clock (rule PRE-B), the increment is one since the
base clock represents the fastest ﬂow rate. When argument X is based on a clock
type (Id, v) the previous cycle corresponds to the smallest cycle C ′ where the ﬂow
identiﬁer Id has taken the truth value v and never been unknown until C. In both
cases, the correct initialisation of the program [9] ensures that C + 1 (resp. C ′)
is lower than the highest known cycle of its corresponding clock type. When no
such cycle can be found in the non base case, two sub-cases may be considered
in order to allow the procedure to progress. Rule PRE-N1 states that if the carrier
ﬂow Id does not contain v in its domain until the highest known cycle of the base
clock type, then a new cycle is needed. The ﬁltering is then called recursively
in environment Γ′ in which CM (base) is incremented by one and a fresh status
is associated, the old SM(base) being set to non init in order to inform residual
constraints. The recursive call intends to handle possible reductions provided by
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the creation of a new cycle on base clock. The user bound MaxC ensures a limited
number of applications of this rule.
H X : (Id, v) ∀i ∈ [C..CM (base)] v ∈ dom(M(Id, i))
Γ′  (pre X = R, C) ∪Δ
Γ  (pre X = R,C) ∪Δ
PRE-N1
H X : (Id, v) C
′ = min(j | j > C ∧ v ∈ dom(M(Id, j)))
Γ  {(var(Id) = R′, C ′), (pre X = R,C)} ∪Δ
Γ  (pre X = R,C) ∪Δ
PRE-N2
Rule PRE-N2 calls the ﬁltering procedure with the carrier ﬂow set with a fresh variable
R′. This equation should hold at the smallest cycle C ′ greater than the current cycle
C where the domain of Id contains v. This intends to get more information in order
to know whether cycle C ′ is really the previous cycle of clock type (Id, v).
Rule INIT-T states that if the current cycle is the highest known one of the
clock type cl and its status is init, then the ﬁltering procedure applies on its ﬁrst
argument. Rule INIT-F is complementary: when the current cycle is smaller than
CM (cl), this means that C is non initial. Therefore the ﬁltering procedure applies
on the second argument.
H X : cl SM (cl) = init CM (cl) = C Γ  (X = R,C) ∪Δ
Γ  (X->Y = R,C) ∪Δ
INIT-T
H X : cl CM (cl) > C Γ  (Y = R,C) ∪Δ
Γ  (X->Y = R,C) ∪Δ
INIT-F
Rule INIT-NB allows to create a new cycle for the base clock: If the domain of the
ﬁrst argument is incompatible with that of the result at cycle CM , then the status
is necessarily non init. Γ is updated to increment CM (base) and create a fresh
status. The user bound MaxC on the length of sequences is used here to limit
applications of this rule.
H X : base CM(base) = C dom(X) ∩ dom(R) = ∅
C + 1 ≤ MaxC Γ
′  (Y = R,C) ∪Δ
Γ  (X->Y = R,C) ∪Δ
INIT-NB
Considering the non base case, the status is instantiated to non init in Γ′ but the
highest known cycle cannot be incremented here. Indeed, since the previous cycle
depends on the instantiations of the carrier ﬂow, this update is only performed
by the rules for variables. The existential premise requires the existence of such
previous signiﬁcant cycle for the clock type ofX. This can be handled by a dedicated
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constraint not shown here.
H X : (Id, v) CM (Id, v) = C dom(X) ∩ dom(R) = ∅
∃C ′ > CM (Id, v) s.t. M(Id,C
′) = v
Γ′  (Y = R,C) ∪Δ
Γ  (X->Y = R,C) ∪Δ
INIT-NC
Finally, rule INIT-I corresponds to the symmetrical case where the domain of the
second argument is incompatible with the domain of the result.
H X : (Id, v) CM (Id, v) = C dom(Y ) ∩ dom(R) = ∅
Γ′  (X = R,C) ∪Δ
Γ  (X->Y = R,C) ∪Δ
INIT-I
where the corresponding clock status is instantiated to init in Γ′. This has many
consequences on the status of the surrounding clock types in H and their carrier
ﬂows.
Proposition 3.2 Let cl = (Id, v) be the clock type of X. Assuming that SM (cl) =
init the following facts hold:
(i) M(Id,CM (cl)) ≡ v
(ii) ∀cl′ ∈ H, (cl.id = cl′.id ∧ CM (cl) = CM (cl
′)) ⇒ SM(cl
′) = non init
(iii) SM (cl
+) = init ⇒ ∀i ∈ [CM (cl) + 1 .. CM (cl
+)], (M(cl+.id, i) = cl+.v ⇒
cl.v ∈ dom(M(Id, i)))
(iv) ∀cl′ = (Id′, v′) ∈ cl−,M(Id′, CM (cl)) = v
′ ⇒ SM (cl
′) ≡ init
The ﬁrst property makes a direct link between H and M: when a clock status
is initial, then its corresponding carrier ﬂow must be instantiated to its truth value.
The second one states that all the clock types based on the same identiﬁer but for
a diﬀerent truth value should be instantiated to non init at the current highest
known cycle of cl (when their status has not already been set to init at a lower
cycle). Note that the existential hypothesis of rule INIT-NC should also be ensured
for these clocks. Third property states that if the ancestor clock type cl+ is already
set to init, then for each cycle from CM (cl) to CM (cl
+), the carrier ﬂow Id should
not contain its truth value v. Note that this should also be ensured by a dedicated
constraint. The last property states that for all the sub-clocks in cl− whose carrier
ﬂow is already instantiated to its truth value, then their corresponding status should
be set to init, since in this case the highest known cycles are necessarily equal. As for
Proposition 1, these properties are handled by dedicated constraints not developed
here.
Example 3.3 Consider again the tiny state-machine example of Section 2, with
the following equations for output out:
EA = 0 EC = 0
EB = (0 when(Act,B)) -> pre(out when(Act,B)) + (1 when(Act,B))
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Computed values for out are then: 0,1,0,2,3... The samplings in equation
EB are introduced by the Scade 6 compilation process, while the user just typed in
state B out = 0 -> pre out + 1. Assume that a reachability objective is: reach
out=3, one can easily guess that at least ﬁve cycles are needed which is conﬁrmed
by the following derivation. X : {v1...vk} is a notation for the domain of X, and we
adopt the convention “Rule Name (Selected equation in Δ)”.
MER-I (out0:{3} = merge(Act;EA;EB;EC), 0)
Introduces the reachability objective at cycle 0. The clock identiﬁer Act is added to Δ in order to fetch
its domain.
VAR-OL (Act0 = var(Act), 0)
Introduces the equation for Act at cycle 0, with the fresh variable Act0.
MER-I (Act0 = merge(Sel;B;B;A), 0)
Moreover the clock identiﬁer, here Sel, is also added to Δ.
VAR-OL (Sel0 = var(Sel), 0)
Introduces the deﬁning equation for Sel at cycle 0.
STORE (Sel0 : {A,B,C} = A ->pre(Nxt), 0, SM (base)) in S
No rule can be applied on this equation.
MER-R (Act0 : {A,B}=merge’(Sel;B;B;A), 0)
The deﬁning term for Act is then reduced, removing C from its domain since it not reachable by any of
its branches.
STORE (Act0 : {A,B}=merge’(Sel;B;B;A), 0, (Act0,Sel0)) in S
MER-R (out0:{3} = merge’(Act;EB), 0)
Similarly, the deﬁning term for out is reduced to a single branch, since the other ones (EA = 0 and
EC = 0) are incompatible with the result 3.
MER-S (3 = 0 when(Act, B) -> pre(out when(Act, B)) + 1 when(Act, B), 0)
The remaining branch of the merge is then explored with result 3.
INIT-NC (3 = pre(out when(Act, B)) + 1, 0)
The result is incompatible with the initial case. The clock status SM (Act,B) is set to non init, and its
CM is not incremented yet. The existential hypothesis and Proposition 1 allow us to set CM (base) to
1. The right member is then explored.
PRE-N2 (2 = pre(out when(Act, B)), 0)
No past cycle can be found for clock type (Act,B). The deﬁnition of Act is then propagated at cycle 1,
which is the smallest cycle at which Act is not known.
The ﬁx-point of the ﬁltering process is not fully described here, since it further
alternate between propagation of equations for Act, Sel,Nxt and temporal rules
until it deduces the existence of ﬁve previous cycles on the base clock.
4 Insights from the Compilation of State-Machines
The constraints deﬁned in the previous section capture the whole semantics of state-
machine constructs, as deﬁned by the Scade 6 compilation process of Section 2.
However, some speciﬁc rules may be added in order to optimise the resolution
algorithm, at two levels: the clock hierarchy and the ﬁltering rules.
Clock Hierarchy and State-machines
When applied to the state-machine translation, the clock hierarchy is used to
represent the hierarchical structure of state machines. Each state is associated to
two clock types whose carrier ﬂows are the selected state (Sel) and the activated
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state (Act), and truth value is this state. An important point is that all these clocks
appear at the same level of the clock hierarchy for a given state-machine. Moreover,
the clock hierarchy contains as many levels as nested state-machines. The properties
stated in Proposition 1 and 2 are thus widely used during derivations. We propose to
strengthen these propositions in order to make a direct link between the transition
function and the clock hierarchy. Given a state-machine (I, S, T ), where I is the
initial cycle, S the set of states and T the transition function that deﬁnes allowed
transitions from one state to another, the following property states that the highest
known cycle and status of the initial state I are the same as those of its ancestor
clock.
Proposition 4.1 Given a selected state identiﬁer Sel, let clI = (Sel, vI) be the
clock type corresponding to the initial state of the state machine and cl+ its ancestor
clock in H. The following holds: (CM (clI), SM (clI)) = (CM (cl
+), SM (cl
+)).
In the previous example, this proposition can be used to increment the CM
of clock type (Sel,A) while applying rule INIT-NC. The partial order relationship
between the CM of clock types can be extended when the reverse domain T
−1 of a
state v is a singleton state v′: let {v′} = T−1(v); then CM (Sel, v
′) ≥ CM (Sel, v).
State Machine Constraint
The rules of section 3 do not take into account all the tight relationships be-
tween the three variables (Sel, Act, Nxt) created in the compilation process. These
relationships mainly come from two major design rules: a single active state and a
single transition per cycle. For instance, if the next state variable is instantiated to
a given state v and the active state at the same cycle is a diﬀerent state v′, then
the selected state is necessary equal to v′ at this cycle, allowing some uniﬁcation in
M. Indeed, the selected state cannot be set to a diﬀerent state v′′ since a transition
would have already been ﬁred between v′′ and v′, violating thus the second major
rule. We therefore propose to add to the system a dedicated constraint called sm
relating these three variables at a given cycle. This constraint is managed by the
VAR rules: it is launched each time a new cycle C is created for a clock type based
on the active or the selected state. In these rules XC is a shortcut for M(X,C).
dom(NxtC) ∩ dom(ActC) = ∅ SelC ≡ ActC
sm(NxtC , SelC , ActC)
dom(ActC) ∩ dom(SelC) = ∅ ActC ≡ NxtC
sm(NxtC , SelC , ActC)
dom(ActC) := dom(ActC) ∩ (dom(NxtC) ∪ dom(SelC ))
sm(NxtC , SelC , ActC)
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States ON OFF STDBY
Disabled F T F
En. Interrupt F T T
Reg. On T F F
StdBy F F T
From To Condition
Dis. En. On
En. Dis. Off
Reg. Int. Brake
Int. Reg. Resume ∧¬ Brake
On StdBy Accel ∨ SpeedLimits
StdBy On ¬(Accel ∨ SpeedLimits)
Fig. 3. States, outputs and transitions for the Cruise example.
5 Case Study
Our Case Study is based on a comparison between three implementations of the
same state machine. The ﬁrst one, called Cruise I, implements a non-hierarchical
version of this example with only boolean and single-clock temporal operators, fol-
lowing the previous Scade 5 compilation process for Scade SSM. The third one,
Cruise III, uses the Scade 6 facilities for describing state machines, and the pre-
compilation process of Section 2. The second one, Cruise II, is a code to code
rewriting of the third one by replacing multi-clocked operators by a simulation using
single-clock ones. All these versions have an equivalent behaviour when considering
their outputs.
Presentation
The case study is a hierarchical version of a Cruise Speed Controller, which
depends on ﬁve boolean inputs: Brake (brakes are pressed), Accel (accelerator is
pressed), Resume (resume from interruption), SpeedLimits (true whenever speed
is too slow or too fast), On and Oﬀ (start/stop requests). Our model consists in
three nested state machines, each having two states: the controller can be either
Disabled or Enabled ; while enabled, the second automaton may be in states In-
terrupt or Regulation; a third automaton deﬁnes two computation modes when in
state Regulation, namely On or StandBy. At each cycle, depending on its active
state, the controller computes three boolean outputs: ON, OFF and STDBY, as
shown in ﬁg. 3. Following the hierarchical presentation, Cruise II and Cruise III
versions have four possible states at each cycle. This leads to a search space of at
least 4MaxC possible sequences for MaxC cycles. On the other hand, the Cruise I
version has six possible states at each cycle, searching in at least 6MaxC possible
sequences.
Coverage Objectives.
We propose to encode classical [17] coverage criteria in our setting by reachability
objectives: (1) covering all the states, (2) covering all the transition-pairs, and (3)
covering all the boolean outputs of the model, that is to obtain a sequence where
ON,OFF and STDBY were at least one time set to true. Figure 4 shows the average
time, over a hundred executions, needed by each implementation to generate a test
sequence for a given objective with MaxC set to 4. The Cruise III implementation
which uses all the features described in this paper is clearly the most eﬃcient.
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Fig. 4. Comparison of coverage
resolution times (ms).
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Safety Objectives.
The second kind of objective is to reach an unsafe state deﬁned by an impossible
combination of outputs. Since there is no solution in this case, no sequence is
generated. The bound on the length of sequences, MaxC , is gradually increased to
illustrate the behaviour of each implementation. Figure 5 shows the bad behaviour
of the Cruise I version that would certainly be best handled by an adequate SMT
solver. On the contrary, the response time for the Cruise III version is almost
immediate and varies linearly with MaxC . In between, the response time for Cruise
II version varies quadratically with MaxC . The main diﬀerence between Cruise II
and Cruise III versions comes from the explicit notion of clock type within the
ﬁltering rules and the resolution algorithm. The guidelines provided by this clock
typing dramatically prunes the search space by discarding states and transitions of
inappropriate clock type.
6 Conclusion
We presented in this paper a CLP interpretation of the multi-clocked kernel of the
latest version of the Scade 6 language. This interpretation uses the clock hierarchy
as a global structure to perform powerful deductions. The case study illustrates that
a simple encoding of the semantics of the multi-clocked operators does not provide
such deduction ability. Moreover, as shown in Section 4, this interpretation can
be improved with speciﬁc properties ensured by the Scade 6 compilation process.
The extension of GATeL presented here is currently experimented on more complex
case studies in the context of the SIESTA project. Previous single-clock version
of GATeL provides basic mechanisms to assist the deﬁnition of used-deﬁned test
selection criteria [3]. These mechanisms must be extended to manage the multi-clock
context. Furthermore, insights from the data-ﬂow interpretation of state-machines
could be used to ease the deﬁnition of state-machine based criteria. Further work
concerns the handling of another kind of transitions, that is those which reset the
behaviour of a state while entering in it. As stated in [8], reset conditions may
be triggered asynchronously, which thus requires a full revision of our synchronous
setting.
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